CERN openlab

The evolving marriage of hardware and software, as seen from the openlab perspective

Andrzej Nowak, CERN openlab CTO office CERN IT Technical Forum, Feb 21 2014



Hardware







Problem

How much can a modern computer do?

Solution Look inside and think about it





A. Nowak - The evolving marriage of hardware and software

HEP-SPEC06 performance comparison, Turbo Boost disabled, frequency scaled (higher is better)





Problem

We don't understand why the curve bends Solution Measure more detail



Performance measurements

CPI	0.5332
load instructions %	27.78%
store instructions %	11.71%
load and store instructions %	39.49%
resource stalls % (of cycles)	24.77%
<pre>branch instructions % (approx)</pre>	8.32%
% of branch instr. mispredicted	0.56%
all computational uops	35.50%
% of L3 loads missed	7.14%
computational x87 instr. %	0.04%



Problem

We don't know if this is slowing down our program

Solution Measure the measurement



Measuring the measurement







Problem

There are all these cache misses. SO WHAT?

Solution

Develop expertise to interpret the result



Pattern	Load, load, do something, multiply, add, store
FP	Scalar double, 10-15%
CPI	>1.0
Load/store	60% of instructions
Inst/jump	<10
Inst/call	<30-60
Memory	Largely read-only

- Conclusions:
- Unfavorable for the x86 microarchitecture (even worse for others)
- For the most part, code not fit for accelerators at all in its current shape

	5.0e+11 2.0e+12		5.0e+11 2.0e+12	(0e+00 2e+10 4e+10	0 0	.0e+00 1.5e+10		0e+00 3e+08 6e+08		0e+00 4e+11 8e+11	(0.0e+00 1.5e+09
JNHALTED_CORE_	OYOLES 0.58	0.57	0.73	EX.	312	0.39	0.33	0.37	-	0.23	0.41	0.23	0.20
00000000000000000000000000000000000000		0.95	0.81	4/7	4.12	0.40	-619			-	0.80		
		UOPS_RETIRED.ANY	0.83	-	-	0.25	-6.22		-	-	0.91	-	
			UOPS_ISSUED.ANY	412	69	0.31	6.25	1.00		872	0.70		
ۍ ۵ هها همه د م	00000000000000000000000000000000000000	00 0 000000000000000000000000000000000	00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ARITH.CYCLES_DIV_BUSY	0.84	-020	654			4.00		- 101	й 1111 Колча
e+10 	• • • • • • • • • • • • • • • • • • •	°°° °°°	8 000 00000000000000000000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ARITH.DIV	-0.22	-0.19	40	-0.18	411		+ 105	412
						BR_INST_EXEC.ANY	0.25	0.35		1.9	EN	0.34	0.32
08+00 2.06+1			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	VISP_RETIRED ALL_BRANC	0.40		0.29	-0.52		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Been and a second	ہ ہ ہ ر و ہو ہ مکریں چھ م	م میں میں میں میں میں میں میں میں میں میں	0 0 0 0 0 0 0 0 0	° ° °	0 0 0 0 0 0 0 0 0 0 0 0	° ° ° ° ° °	BACLEAR.CLEAR	0.86	0.90	-	0.57	0.61
e+00 5e+08	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ں م م ہو ہو م	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			0 0 8 0 0 0 0 0	° °	3 000000	L2_RQSTSJFETCH_HIT	0.77		0.37	0.52
0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 a 0 a 0 a 0 a 0 a 0 a 0 a 0 a 0 a 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	° • •		0 0 0000000000000000000000000000000000		0 0 0 0	0 0 0 0 0	ITLB_MISSES	-	0.56	0.60
00 8e+11				° • • •			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				EM_LOAD_RETIREDL1D_H		L37
°	00000000000000000000000000000000000000	00000000000000000000000000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8 0 0 0 0 0 0 0 0 0 0		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		8 0 0 0 0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	IEM_LOAD_RETIRED.L2_H	0.82
00+00 2:56+0 0 2:56+0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		е Се рарио (С) (С) (С) (С) (С) (С) (С) (С) (С) (С) (0 0 0 0 8 000000 00 00 00	° °		Building of 1	0 0 0 0 0 0	° ° °	୦ ୦୦ କାଳନେ ମ		8 0 0		AD_RETIRED.LLC_UNSHAF
92.0e+11 8.0e+11	1	5.0e+11 2.5e+12		De+00 3e+11 6e+11	(0e+00 4e+11		5.0e+07 1.5e+08	0	.0e+00 1.5e+07		De+00 3e+09 6e+0	9

CERNopenlab





Report published







Problem

Power is a challenge in constrained environments Solution

Understand power efficiency and consumption



Throwing power into the mix





Energy counters





A Newell' The evelving merriege of herdware and coffware

Software today (1)



- Independent events (collisions of particles)
 - trivial (read: pleasant) parallel processing
 - but single process model
- Bulk of the data is read-only
 - but is not shared
- Very large aggregate requirements:
 - computation, data, input/output
 - Chaotic workload
 - research environment physics extracted by iterative analysis: Unpredictable, Unlimited demand
 - Compute power scales with combination of SPECint and SPECfp
 - Good double-precision floating-point (10%-20% of total) is important!
 - Good transcendental math libraries needed
- Key foundation: Linux together with GNU C++ compiler





Software today (2)



Omnipresent parallelism - where were were we just recently?



	SIMD	IPC	HW THREADS	CORES	SOCKETS
THEORY	4	4	1.35	8	4
REF	2.5	1.43	1.25	8	2
HEP	1	0.80	1.25	6	2
.0.	11-	D)			
	SIMD	IPC	HW THREADS	CORES	SOCKETS
THEORY	4	16	21.6	172.8	691.2
THEORY REF	4 2.5	16 3.57	21.6 4.46	172.8 35.71	691.2 71.43

HEP = High Energy Physics (in this context: large HEP code)



A. Nowak - The evolving marriage of hardware and software





- Objective: gain deep understanding of modern compiler features and efficiency
- Intel compilers made available to CERN collaborators in 2008 and informally maintained since (with assistance from IT-PES)
- Close collaboration with the concurrency forum
 - Dozens of bugs reported against ICC
 - Active support of C++11 features





- Collaborated with Intel on VTune and Inspector tools in the alpha stage
 - "That's the first external tool that actually works with our code"
- Work on a custom profiler
- Collaboration with HP on perfmon2 (ended)
- Collaboration with Google on the perf tool
- Contributions to the tool, reports published
- Analysis of efficiency
- Collaboration with PH on tuning, parallelization, tools
- Now within the Concurrency Forum
- Threading Building Blocks a reasonable candidate for parallelization and concurrency

Tools – custom performance analysis with pandas/numpy





Paper ready (covers only a bit)



Problem

Compilers are not enough. Data analysis in ROOT is single threaded

Solution

Parallelize an example



Case study: parallel data analysis

$$NLL = \sum_{j=1}^{s} n_j - \sum_{i=1}^{N}$$

$$\sum_{i=1}^{N} \left[\ln \sum_{j=1}^{s} \left(n_{j} \prod_{v=1}^{n} \mathcal{P}_{j}^{v}(x_{i}^{v} | \hat{\theta}_{j}) \right) \right]$$

N number of events \hat{x}_i set of observables for the event i $\hat{\theta}$ set of parameters n observables s species

 n_j number of events belonging to the species j

From A. Lazzaro



Case study: parallel data analysis





Problem

Geant4 is single-threaded and won't fit in small memories Solution

Parallelize Geant4 (IS THAT EVEN POSSIBLE?)

CERNopenlab Case study: multi-threaded simulation



From Geant4







Problem

Our simulation does not take advantage of vectors Solution

Look for a way to add data parallelism



Case study: vectorized simulation

typical geometry task in particle tracking: get distance to boundary





Conclusion – reality check

Level	Potential gains	Estimate		
Algorithm	Major	~10x-1000x		
Source code	Medium	~1x-10x		
Compiler level	Medium-Low	~10%-20% (more possible with autovec or parallelization)		
Operating system	Low	~5-20%		
Hardware	Medium	~10%-30%		





- Our workshops trained over 1'000 people since their inception 7 years ago – also at conferences, universities, schools, private companies
- Special workshops, visits, talks (>10 / year)







The Future



The Hype Cycle

Peak of Inflated Expectations

Plateau of Productivity

Slope of Enlightenment

Trough of Disillusionment

Technology Trigger

Modeled after Gartner Inc.



Top500 CPU core count growth







A whole new set of problems How is heterogeneity expressed in hardware? How far from one node to another? Will the floating point results match? How to express heterogeneity in code? What coding standards to use? Will code compile anywhere? Will it perform well? How to split up the workload?

Paper published



Heterogeneity

Cluster level

- Non-homogeneous nodes
- Large scale, expensive interconnect



Node level

- Non-homogeneous components of a node
- Standard platform interconnect



Chip level

Non-homogeneous components in a package/chip

On-chip interconnect or standard bus



Xeon Phi



Source: Intel



Xeon Phi evolution at openlab

Early access

- Work since MIC alpha (under RS-NDA)
- ISA reviews in 2008

Results

 3 benchmarks ported from Xeon and delivering results: ROOT, Geant4, ALICE HLT trackfitter

Expertise

- Understood and compared with Xeon
- Post-launch
 dissemination



Intel MIC programming models

(intel) inside™ Xeon° Phi™

Native mode

workload runs entirely on a coprocessor system (networked via PCIe)

And the second s

Offload

Co-processor as an accelerator where host gets weak



Balanced

Co-processor and host work together



Cluster

application distributed across multiple cards (possibly including host)



_		LOC	1 st port time	New ports	Tuning
TF		< 1'000	days	N/A	2 weeks
ML	Fit	3'000	< 1 day	< 1 day	weeks
MT	G	2'000'000	1 month	< 1 day	< 1 week

Paper published

0



The new ALICE/CBM Trackfitter preliminary results

	x87	singleVc (vec)	OpenMP 213 threads (max perf)	DP scalar to SP vector speedup	OpenMP to SP vector speedup	OpenMP vec to x87 speedup			
	11.587	0.811	0.0098	14.2x	82.7x	1182x			
Trackfitter scaling									





Were we of any help?

Pre-silicon feedback (Geant4) -> arch. behavior

System connectivity -> full system

System integration -> ongoing (KNL)

Comments on general OS -> Linux

Math function usage -> better compilers and guidelines

Documentation -> improved

Benchmarks -> delivered

Testimonials -> delivered

Comments on stack -> ongoing (OSS)

Many more...

A. Nowak - Is the Intel Xeon Phi processor fit for HEP workloads? / CHEP 2013



ARM64





Cool languages and runtimes

	Simple assignments	A[:] = 5;				
	Range assignment	A[0:7] = 5;				
	Assignment w/ stride	A[0:5:2] = 5;				
	Increments	A[:] = B[:] + 5;				
0	2D arrays	C[:][:] = 12;				
9		C[0:5:2][:] = 12;				
	Function calls	func (A[:]);				
		A[:] = pow(c, B[:])				
)		operators				
_	Conditions	if (5 == a[:])				
>~		<pre>results[:] = "Y"</pre>				
2		else				
F		<pre>results[:] = "n"</pre>				
	Reductions	<pre>sec_reduce_mul (A[:])</pre>				
1	Gather	C[:] = A[B[:]]				
	Scatter	A[B[:]] = C[:]				

CERNopenlab

shed

Report publi

http://cilkplus.org



5 Fellows hired

ICE-DIP 2013-2017: The Intel-CERN European Doctorate Industrial Program

A public-private partnership to research solutions for next generation data acquisition networks, offering research training to five Early Stage Researchers in ICT





Andrzej.Nowak@cern.ch

Based on the work of G. Balazs, G. Bitzes, M-M. Botezatu, J-J Fumero, S. Jarp, P. Karpinski, A. Lazzaro, A. Nowak, S. Olgunsoylu, A. Santogidis, P. Szostek, L. Valsan and others